20 May 11:29
[free-electronic-lab] asimut: Getting a ?u in the output pattern with structural simulation
Ashwith Rego <ashwith <at> gmail.com>
2012-05-20 09:29:19 GMT
2012-05-20 09:29:19 GMT
Hi,
I have the following code for an inverter:
============================
--inverter (NOT) gate
entity invg is port
(
a : in bit;
x : out bit;
vdd : in bit;
vss : in bit
);
end invg;
architecture vbe of invg is begin
x <= not (a);
end vbe;
============================
I saved this in invg.vbe Next I ran the following commands:
boom -l 3 -d invg
boog invg_o invg -x 1 -m 2
This resulted in the file invg.vst which contains the following:
============================
entity invg is
port (
a : in bit;
(Continue reading)
RSS Feed