Re: [LinuxBIOS] Qemu compile for LinuxBIOSV2

I know this should tell me something more than it does, but I'm hoping
it helps someone else.

Building v3 and v2 for Qemu fails for me on FC6 with binutils updated
to 2.18.50, but succeeds on FC6-64-bit with the same binutils built
from source.

The error messages are similar

Since they're both targeting the same architecture, that struck me as strange.

Any suggestions?

Thanks,
Myles

v2's failure:

echo '/*ldoptions*/' > ldscript.ld; cat ldoptions >> ldscript.ld ; for
file in  /home/myles/test/buildrom/buildrom-devel/work/coreboot/svn/src/arch/i386/init/ldscript.lb
/home/myles/test/buildrom/buildrom-devel/work/coreboot/svn/src//cpu/x86/16bit/entry16.lds
/home/myles/test/buildrom/buildrom-devel/work/coreboot/svn/src//cpu/x86/32bit/entry32.lds
/home/myles/test/buildrom/buildrom-devel/work/coreboot/svn/src//cpu/x86/16bit/reset16.lds
/home/myles/test/buildrom/buildrom-devel/work/coreboot/svn/src//arch/i386/lib/id.lds
; do echo /\* $file \*/ >> ldscript.ld; cat $file >> ldscript.ld ;
done
gcc -m32 -nostdlib -nostartfiles -static -o linuxbios -T ldscript.ld crt0.o
/usr/bin/ld: linuxbios: section `.id' can't be allocated in segment 1
LOAD: .id .reset
/usr/bin/ld: final link failed: Bad value

Re: i82801xx nic problems.

Quoting Corey Osgood <corey.osgood <at> gmail.com>:
>> How would do a dump of the nics eeprom in Linux? I'm thinking this is
>> where the problem is coming from???
>
> Use awarddeco. afaik the site is down, but it must be mirrored somewhere.
>
Huh? How do I do a register dump of the eeprom with awarddeco? That  
would be for  getting the pci rom. I already have the the pci rom, and  
an AMI bios not Award. But, that doesn't matter to coreboot because it  
won't load a pci rom for a device that it can't detect. I wonder if  
there is a way to load the pci rom before the bus scan. I'm thinking  
the original bios does that, and the pci rom acually turns on the  
device and sets up it's registers. Anyone want to take a shot here???

Thanks - Joe

--

-- 
coreboot mailing list
coreboot <at> coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot

Re: [LinuxBIOS] [patch] MSI MS-7135 (this time with attachment)

--

-- 
coreboot mailing list
coreboot <at> coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot

coreboot on supermicro X5DPR-8G2+ ?

--

-- 
coreboot mailing list
coreboot <at> coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot

Re: [LinuxBIOS] [patch] MSI MS-7135 (this time with attachment)

On Fri, Feb 01, 2008 at 12:06:15AM -0800, David Hendricks wrote:
> Whoa, I don't know how I let this one slip by... Did you manage to get SATA
> working, by chance? That was a show stopper for me, but I haven't been able
> to diagnose it.

I did not get the second set of two SATA ports working, but I did
get the first set working.  Also, I didn't get the audio to work.

Sure, I could spend centuries twiddling the PCI Configuration Space,
but that doesn't seem like my idea of fun.  Reading publicly available
documentation seems like a lot more fun.     So, basically, I'm
saying it's beyond my power to fix.  Unless NVIDIA is going to have
a change of heart on Valentines Day.  But I'm not holding my breath.

Sigh.

> 2007/12/6 <jakllsch <at> kollasch.net>:
> 
> > Initial support for MSI MS-7135 (K8N Neo3) mainboard.
> >
> > Signed-off-by: Jonathan A. Kollasch <jakllsch <at> kollasch.net>

	Jonathan Kollasch

--

-- 
coreboot mailing list
coreboot <at> coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot

Re: [LinuxBIOS] [patch] MSI MS-7135 (this time with attachment)

On Fri, Feb 01, 2008 at 10:36:26AM -0600, jakllsch <at> kollasch.net wrote:
> On Fri, Feb 01, 2008 at 12:06:15AM -0800, David Hendricks wrote:
> > Whoa, I don't know how I let this one slip by... Did you manage to get SATA
> > working, by chance? That was a show stopper for me, but I haven't been able
> > to diagnose it.
> 
> I did not get the second set of two SATA ports working, but I did
> get the first set working.  Also, I didn't get the audio to work.

Aha. This is another example of the ck804 sata issues.

You may want to have a look at this

  ftp://ftp.lnxi.com/pub/linuxbios/h8dce/SOURCE

That's another ck804-based board, and I suspect that all sata ports on both
controllers work there.

Thanks,
Ward.

-- 
Ward Vandewege <ward <at> fsf.org>
Free Software Foundation - Senior System Administrator

--

-- 
coreboot mailing list
coreboot <at> coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot

Capio II 320 and Coreboot

--

-- 
coreboot mailing list
coreboot <at> coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot

Re: Capio II 320 and Coreboot

Have you set up serial console? Or is that your question?

ron

--

-- 
coreboot mailing list
coreboot <at> coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot

Re: Capio II 320 and Coreboot

--

-- 
coreboot mailing list
coreboot <at> coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot

Re: Capio II 320 and Coreboot

I am pretty sure one or both of those targets has serial console
enabled. The next thing to do is boot standard bios on that board,
with linux, hook up serial to a box you know works, run minicom on
each end, and just verify that serial works at all.

Then we can talk about coreboot serial 

ron

--

-- 
coreboot mailing list
coreboot <at> coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot