Mohan | 24 Jul 07:34 2014
Picon

S3 support in BayleyBay FSP

Hi,

Does anyone know how to enable S3 support for "Bayley Bay CRB-I" ?

I have been able to boot to linux using SeaBios as well as Grub2 payload 
on the "Bayley Bay CRB-I"
but it does no appear to support S3 resume.

What needs to be done to enable support for S3 Sleep ?

Regards,
Mohan

--

-- 
coreboot mailing list: coreboot <at> coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot

Tom | 23 Jul 07:13 2014

Will an ASUS M5A97 R2.0 work with coreboot?

Hello I own an ASUS M5A97 R2.0 and I would like to know if coreboot is
supported.  I think the Northbridge is an AMD 970 and the Southbridge
is SB950 (I don't know for sure though). My CPU is an FX 6350
(Piledriver).

Here's the output of "lspci -tvnn":

-[0000:00]-+-00.0  Advanced Micro Devices, Inc. [AMD/ATI] RD890 PCI to PCI bridge (external gfx0 port B) [1002:5a14]
           +-00.2  Advanced Micro Devices, Inc. [AMD/ATI] RD990 I/O Memory Management Unit (IOMMU) [1002:5a23]
           +-02.0-[01]--+-00.0  NVIDIA Corporation GK104 [GeForce GTX 760] [10de:1187]
           |            \-00.1  NVIDIA Corporation GK104 HDMI Audio Controller [10de:0e0a]
           +-04.0-[02]----00.0  Realtek Semiconductor Co., Ltd. RTL8111/8168/8411 PCI Express Gigabit Ethernet
Controller [10ec:8168]
           +-05.0-[03]----00.0  ASMedia Technology Inc. ASM1042 SuperSpeed USB Host Controller [1b21:1042]
           +-07.0-[04]----00.0  ASMedia Technology Inc. ASM1042 SuperSpeed USB Host Controller [1b21:1042]
           +-09.0-[05]----00.0  Qualcomm Atheros AR9287 Wireless Network Adapter (PCI-Express) [168c:002e]
           +-11.0  Advanced Micro Devices, Inc. [AMD/ATI] SB7x0/SB8x0/SB9x0 SATA Controller [AHCI mode] [1002:4391]
           +-12.0  Advanced Micro Devices, Inc. [AMD/ATI] SB7x0/SB8x0/SB9x0 USB OHCI0 Controller [1002:4397]
           +-12.2  Advanced Micro Devices, Inc. [AMD/ATI] SB7x0/SB8x0/SB9x0 USB EHCI Controller [1002:4396]
           +-13.0  Advanced Micro Devices, Inc. [AMD/ATI] SB7x0/SB8x0/SB9x0 USB OHCI0 Controller [1002:4397]
           +-13.2  Advanced Micro Devices, Inc. [AMD/ATI] SB7x0/SB8x0/SB9x0 USB EHCI Controller [1002:4396]
           +-14.0  Advanced Micro Devices, Inc. [AMD/ATI] SBx00 SMBus Controller [1002:4385]
           +-14.2  Advanced Micro Devices, Inc. [AMD/ATI] SBx00 Azalia (Intel HDA) [1002:4383]
           +-14.3  Advanced Micro Devices, Inc. [AMD/ATI] SB7x0/SB8x0/SB9x0 LPC host controller [1002:439d]
           +-14.4-[06]--
           +-14.5  Advanced Micro Devices, Inc. [AMD/ATI] SB7x0/SB8x0/SB9x0 USB OHCI2 Controller [1002:4399]
           +-16.0  Advanced Micro Devices, Inc. [AMD/ATI] SB7x0/SB8x0/SB9x0 USB OHCI0 Controller [1002:4397]
           +-16.2  Advanced Micro Devices, Inc. [AMD/ATI] SB7x0/SB8x0/SB9x0 USB EHCI Controller [1002:4396]
           +-18.0  Advanced Micro Devices, Inc. [AMD] Family 15h Processor Function 0 [1022:1600]
           +-18.1  Advanced Micro Devices, Inc. [AMD] Family 15h Processor Function 1 [1022:1601]
(Continue reading)

Rudolf Marek | 23 Jul 00:02 2014
Picon

FYI: latest ACPICA acpidump is broken

Hi,

ruiktest ~ # /tmp/acpidump
Could not get ACPI tables, AE_BAD_HEADER

It seems there is a bug in ACPICA, coreboot is using revision 0 (ACPI 1.0) if
there is no XSDT. But ACPICA expect always ACPI 2.0 style which have a len
record. This is bit more complicated, coreboot creates a header with revision 0,
but provides all other fields as it would be ACPI 2.0, but SeaBIOS correctly
strips that.

I created a bug report at ACPICA:

https://bugs.acpica.org/show_bug.cgi?id=1097

Thanks
Rudolf

--

-- 
coreboot mailing list: coreboot <at> coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot

Andrew Engelbrecht | 23 Jul 00:00 2014

Re: f2a85-m vga binary revision

i'll summarize my off-list discussion with ruik here.

i've slightly, or moderately, edited some of my previous answers to
ruik. in this email i've updated, corrected and integrated various
information i gave.

On 07/17/2014 06:04 PM, Rudolf Marek wrote:
> Hi Andrew,
>
> I seen also some freezes and I investigate what it could be. In the
> meanwhile I fixed the errata #712 (this is related to freeze due to
> the problem in VGA powermanagement)

awesome!

> I have also seen some freezes which ends up as soft lockup. I
> noticed that the microcode is not updateting to the version 061119 on
> the CPU.

i've also seen some strange lockups. i've done tests by leaving some
machines idle over night.

one of the configurations i tested had a 10de:01d3 nvidia card, without
a vga option rom. it was mostly unresponsive after ~13 hours. ssh worked
for a while, but the 3rd ssh command or so did not complete.

> So now I'm waiting for Sage to release a microcode update to
> coreboot.

great!
(Continue reading)

The Gluglug | 22 Jul 15:37 2014
Picon

high-pitched whine on x60/t60


So far we have workarounds (idle=halt or processor.max_cstate=2 kernel
parameter, or 'powertop --auto-tune').

I am fully aware that these are workarounds, not solutions.

A libreboot user also reported that the following programme can be
used (in the same way as powertop):
https://wiki.archlinux.org/index.php/TLP

Might be worth looking into.
WANG FEI | 22 Jul 00:18 2014
Picon

Something wrong in last week's check-in

coreboot guys,

I noticed the source code check-in last week have a problem - modifying some items with "make menuconfig", such as bootsplash file, then building with "make" command, the new bootsplash file will be **NOT** compiled into new coreboot image.

I dont notice this issue one week before (I update my coreboot source code one a week), does anyone have the same issue?

This is just a quick query, I can update the details tomorrow.

-Fei
--

-- 
coreboot mailing list: coreboot <at> coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
Andrew Engelbrecht | 22 Jul 00:15 2014

broken wiki links

the amd revision guide links are broken:

http://www.coreboot.org/Datasheets#AMD_2

they appear to have moved:

http://developer.amd.com/resources/documentation-articles/developer-guides-manuals/

http://amd-dev.wpengine.netdna-cdn.com/wordpress/media/2012/10/48931_15h_Mod_10h-1Fh_Rev_Guide.pdf

-andrew

--

-- 
coreboot mailing list: coreboot <at> coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot

Andrew Engelbrecht | 17 Jul 23:48 2014

f2a85-m vga binary revision

hi ruik,

i'm back to building and installing coreboot on the f2a85-m. (i was
previously having stability issues with something coreboot-, kernel-, or
blob-related in january.)

coreboot is now working fairly well with the proper toolchain, etc. when
not using the vga option rom. one of the graphics cards i'm using is a
geforce 7600 gs pci card.

the latest vga option rom i've semi-sucessfully used comes from the uefi
rev 6402. that install crashed after ~5 hours, perhaps due to the very
recent kernel i used. i've briefly tested with a stable kernel, which at
least boots fine.

i've tried using a vga blob extracted from rev 6506, but there is no dvi
or vga output with that binary revision.

which vga option rom do you use?

thanks,
-andrew



coreboot-4.0-6440-gff7e676 Thu Jul 17 12:43:07 EDT 2014 starting...
BSP Family_Model: 00610f01 
cpu_init_detectedx = 00000000 
agesawrapper_amdinitreset() entry
Fch OEM config in INIT RESET Done
PCI: 00:14.4 bridge ctrl <- 0003
PCI: 00:14.4 cmd <- 00
PCI: 00:14.5 subsystem <- 1022/1410
PCI: 00:14.5 cmd <- 02
PCI: 00:14.7 subsystem <- 1022/1410
PCI: 00:14.7 cmd <- 06
PCI: 00:15.0 bridge ctrl <- 0003
PCI: 00:15.0 cmd <- 00
PCI: 00:15.1 bridge ctrl <- 0003
PCI: 00:15.1 cmd <- 07
PCI: 00:16.0 cmd <- 02
PCI: 00:16.2 cmd <- 02
PCI: 00:18.0 cmd <- 00
PCI: 00:18.1 subsystem <- 1022/1410
PCI: 00:18.1 cmd <- 00
PCI: 00:18.2 subsystem <- 1022/1410
PCI: 00:18.2 cmd <- 00
PCI: 00:18.3 subsystem <- 1022/1410
PCI: 00:18.3 cmd <- 00
PCI: 00:18.4 subsystem <- 1022/1410
PCI: 00:18.4 cmd <- 00
PCI: 00:18.5 subsystem <- 1022/1410
PCI: 00:18.5 cmd <- 00
PCI: 01:00.0 cmd <- 03
PCI: 04:00.0 cmd <- 03
done.
BS: BS_DEV_ENABLE times (us): entry 250 run 39175 exit 0
Initializing devices...
Root Device init
Root Device init 785 usecs
CPU_CLUSTER: 0 init
start_eip=0x00001000, code_size=0x00000031
Initializing CPU #0
CPU: vendor AMD device 610f01
CPU: family 15, model 10, stepping 01
Using generic cpu ops (good)
Model 15 Init.

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

Enabling cache
Setting up local apic... apic_id: 0x10 done.
siblings = 03, CPU #0 initialized
CPU1: stack_base 002b2000, stack_end 002b2ff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 2.
Sending STARTUP #1 to 17.
After apic_write.
Startup point 1.
Waiting for send to finish...
+Sending STARTUP #2 to 17.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #1
CPU: vendor AMD device 610f01
CPU: family 15, model 10, stepping 01
Using generic cpu ops (good)
Model 15 Init.

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

Enabling cache
Setting up local apic... apic_id: 0x11 done.
siblings = 03, CPU #1 initialized
CPU2: stack_base 002b1000, stack_end 002b1ff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 2.
Sending STARTUP #1 to 18.
After apic_write.
Startup point 1.
Waiting for send to finish...
+Sending STARTUP #2 to 18.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #2
CPU: vendor AMD device 610f01
CPU: family 15, model 10, stepping 01
Using generic cpu ops (good)
Model 15 Init.

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

Enabling cache
Setting up local apic... apic_id: 0x12 done.
siblings = 03, CPU #2 initialized
CPU3: stack_base 002b0000, stack_end 002b0ff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 2.
Sending STARTUP #1 to 19.
After apic_write.
Startup point 1.
Waiting for send to finish...
+Sending STARTUP #2 to 19.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #3
Waiting for 1 CPUS to stop
CPU: vendor AMD device 610f01
CPU: family 15, model 10, stepping 01
Using generic cpu ops (good)
Model 15 Init.

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

Enabling cache
Setting up local apic... apic_id: 0x13 done.
siblings = 03, CPU #3 initialized
All AP CPUs stopped (1217 loops)
CPU1: stack: 002b2000 - 002b3000, lowest used address 002b2dc8, stack used: 568 bytes
CPU2: stack: 002b1000 - 002b2000, lowest used address 002b1dc8, stack used: 568 bytes
CPU3: stack: 002b0000 - 002b1000, lowest used address 002b0dc8, stack used: 568 bytes
CPU_CLUSTER: 0 init 152840 usecs
PCI: 00:00.0 init
PCI: 00:00.0 init 847 usecs
PCI: 00:11.0 init
PCI: 00:11.0 init 830 usecs
PCI: 00:12.0 init
PCI: 00:12.0 init 830 usecs
PCI: 00:12.2 init
PCI: 00:12.2 init 826 usecs
PCI: 00:13.0 init
PCI: 00:13.0 init 830 usecs
PCI: 00:13.2 init
PCI: 00:13.2 init 830 usecs
PCI: 00:14.0 init
IOAPIC: Initializing IOAPIC at 0xfec00000
IOAPIC: Bootstrap Processor Local APIC = 0x10
IOAPIC: ID = 0x04
IOAPIC: Dumping registers
  reg 0x0000: 0x04000000
  reg 0x0001: 0x00178021
  reg 0x0002: 0x04000000
IOAPIC: 24 interrupts
IOAPIC: Enabling interrupts on FSB
IOAPIC: reg 0x00000000 value 0x10000000 0x00000700
IOAPIC: reg 0x00000001 value 0x00000000 0x00010000
IOAPIC: reg 0x00000002 value 0x00000000 0x00010000
IOAPIC: reg 0x00000003 value 0x00000000 0x00010000
IOAPIC: reg 0x00000004 value 0x00000000 0x00010000
IOAPIC: reg 0x00000005 value 0x00000000 0x00010000
IOAPIC: reg 0x00000006 value 0x00000000 0x00010000
IOAPIC: reg 0x00000007 value 0x00000000 0x00010000
IOAPIC: reg 0x00000008 value 0x00000000 0x00010000
IOAPIC: reg 0x00000009 value 0x00000000 0x00010000
IOAPIC: reg 0x0000000a value 0x00000000 0x00010000
IOAPIC: reg 0x0000000b value 0x00000000 0x00010000
IOAPIC: reg 0x0000000c value 0x00000000 0x00010000
IOAPIC: reg 0x0000000d value 0x00000000 0x00010000
IOAPIC: reg 0x0000000e value 0x00000000 0x00010000
IOAPIC: reg 0x0000000f value 0x00000000 0x00010000
IOAPIC: reg 0x00000010 value 0x00000000 0x00010000
IOAPIC: reg 0x00000011 value 0x00000000 0x00010000
IOAPIC: reg 0x00000012 value 0x00000000 0x00010000
IOAPIC: reg 0x00000013 value 0x00000000 0x00010000
IOAPIC: reg 0x00000014 value 0x00000000 0x00010000
IOAPIC: reg 0x00000015 value 0x00000000 0x00010000
IOAPIC: reg 0x00000016 value 0x00000000 0x00010000
IOAPIC: reg 0x00000017 value 0x00000000 0x00010000
PCI: 00:14.0 init 66897 usecs
PCI: 00:14.2 init
PCI: 00:14.2 init 829 usecs
PCI: 00:14.3 init
RTC Init
PCI: 00:14.3 init 1293 usecs
PCI: 00:14.4 init
PCI: 00:14.4 init 830 usecs
PCI: 00:14.5 init
PCI: 00:14.5 init 826 usecs
PCI: 00:14.7 init
PCI: 00:14.7 init 830 usecs
PCI: 00:15.0 init
PCI: 00:15.0 init 830 usecs
PCI: 00:15.1 init
PCI: 00:15.1 init 830 usecs
PCI: 00:16.0 init
PCI: 00:16.0 init 830 usecs
PCI: 00:16.2 init
PCI: 00:16.2 init 830 usecs
PCI: 00:18.0 init
PCI: 00:18.0 init 826 usecs
PCI: 00:18.1 init
PCI: 00:18.1 init 830 usecs
PCI: 00:18.2 init
PCI: 00:18.2 init 830 usecs
PCI: 00:18.3 init
PCI: 00:18.3 init 829 usecs
PCI: 00:18.4 init
PCI: 00:18.4 init 826 usecs
PCI: 00:18.5 init
PCI: 00:18.5 init 830 usecs
PCI: 01:00.0 init
PCI: 01:00.0 init 830 usecs
PNP: 002e.1 init
PNP: 002e.1 init 786 usecs
PNP: 002e.4 init
ITE IT8728F Super I/O HWM: Initializing Hardware Monitor..
ITE IT8728F Super I/O HWM: Base Address at 0x295
PNP: 002e.4 init 5571 usecs
PNP: 002e.5 init
Keyboard init...
No PS/2 keyboard detected.
PNP: 002e.5 init 141927 usecs
PNP: 002e.7 init
PNP: 002e.7 init 786 usecs
PCI: 04:00.0 init
PCI: 04:00.0 init 830 usecs
Devices initialized
Show all devs...After init.
Root Device: enabled 1
CPU_CLUSTER: 0: enabled 1
APIC: 10: enabled 1
DOMAIN: 0000: enabled 1
PCI: 00:00.0: enabled 1
PCI: 00:01.0: enabled 0
PCI: 00:01.1: enabled 0
PCI: 00:02.0: enabled 1
PCI: 00:03.0: enabled 0
PCI: 00:04.0: enabled 0
PCI: 00:05.0: enabled 0
PCI: 00:06.0: enabled 0
PCI: 00:07.0: enabled 0
PCI: 00:08.0: enabled 0
PCI: 00:10.0: enabled 0
PCI: 00:10.1: enabled 0
PCI: 00:11.0: enabled 1
PCI: 00:12.0: enabled 1
PCI: 00:12.2: enabled 1
PCI: 00:13.0: enabled 1
PCI: 00:13.2: enabled 1
PCI: 00:14.0: enabled 1
I2C: 01:50: enabled 1
I2C: 01:51: enabled 1
PCI: 00:14.1: enabled 0
PCI: 00:14.2: enabled 1
PCI: 00:14.3: enabled 1
PNP: 002e.0: enabled 0
PNP: 002e.1: enabled 1
PNP: 002e.2: enabled 0
PNP: 002e.3: enabled 0
PNP: 002e.4: enabled 1
PNP: 002e.5: enabled 1
PNP: 002e.6: enabled 0
PNP: 002e.7: enabled 1
PNP: 002e.a: enabled 0
PCI: 00:14.4: enabled 1
PCI: 00:14.5: enabled 1
PCI: 00:14.6: enabled 0
PCI: 00:14.7: enabled 1
PCI: 00:15.0: enabled 1
PCI: 00:15.1: enabled 1
PCI: 00:15.2: enabled 0
PCI: 00:15.3: enabled 0
PCI: 00:18.0: enabled 1
PCI: 00:18.1: enabled 1
PCI: 00:18.2: enabled 1
PCI: 00:18.3: enabled 1
PCI: 00:18.4: enabled 1
PCI: 00:18.5: enabled 1
APIC: 11: enabled 1
APIC: 12: enabled 1
APIC: 13: enabled 1
PCI: 00:16.0: enabled 1
PCI: 00:16.2: enabled 1
PCI: 01:00.0: enabled 1
PCI: 04:00.0: enabled 1
BS: BS_DEV_INIT times (us): entry 0 run 491437 exit 0
CBMEM region bf130000-bfffffff (cbmem_check_toc)
CBMEM region bf130000-bfffffff (cbmem_initialize_empty)
Adding CBMEM entry as no. 1
Moving GDT to bf130200...ok
Finalize devices...
Devices finalized
agesawrapper_amdinitlate() entry
DmiTable:0, AcpiPstatein: 10010126, AcpiSrat:0,AcpiSlit:0, Mce:100111ba,
Cmc:1001127c,Alib:10011336, AcpiIvrs:0 in agesawrapper_amdinitlate
agesawrapper_amdinitlate() AGESA_STATUS = 0
agesawrapper_amdS3Save() entry
NvStorageSize=2c2, NvStorage=100123c3
SF: Detected W25Q64 with page size 1000, total 800000
SF: Successfully erased 4096 bytes  <at>  0xffff7000
VolatileStorageSize=3e26, VolatileStorage=10012685
SF: Detected W25Q64 with page size 1000, total 800000
SF: Successfully erased 24576 bytes  <at>  0xffff0000
SF: Detected W25Q64 with page size 1000, total 800000
SF: Successfully erased 4096 bytes  <at>  0xffff6000
agesawrapper_amdS3Save() AGESA_STATUS = 0
BS: BS_POST_DEVICE times (us): entry 7176 run 1747 exit 338450
BS: BS_OS_RESUME_CHECK times (us): entry 0 run 0 exit 0
Writing IRQ routing tables to 0xf0000...write_pirq_routing_table done.
Adding CBMEM entry as no. 2
Writing IRQ routing tables to 0xbf130400...write_pirq_routing_table done.
PIRQ table: 48 bytes.
Wrote the mp table end at: 000f0410 - 000f061c
Adding CBMEM entry as no. 3
Wrote the mp table end at: bf131410 - bf13161c
MP table: 540 bytes.
Adding CBMEM entry as no. 4
ACPI: Writing ACPI tables at bf132400...
ACPI:    * DSDT at bf1324c8
ACPI:    * DSDT  <at>  bf1324c8 Length 187c
ACPI: * FACS at bf133d48
ACPI:  * FADT at bf133d88
pm_base: 0x0800
ACPI: added table 1/32, length now 40
ACPI:  * HPET at bf133e80
ACPI: added table 2/32, length now 44
ACPI:  * MADT at bf133eb8
ACPI: added table 3/32, length now 48
ACPI: added table 4/32, length now 52
ACPI:    * IVRS at bf134100
  AGESA IVRS table NULL. Skipping.
ACPI:    * SRAT at bf134100
  AGESA SRAT table NULL. Skipping.
ACPI:   * SLIT at bf134100
  AGESA SLIT table NULL. Skipping.
ACPI:  * AGESA ALIB SSDT at bf134100
ACPI: added table 5/32, length now 56
ACPI:    * SSDT at bf134620
ACPI: added table 6/32, length now 60
ACPI:    * SSDT for PState at bf135360
ACPI:    * SSDT
ACPI: added table 7/32, length now 64
ACPI: done.
ACPI tables: 12197 bytes.
Adding CBMEM entry as no. 5
smbios_write_tables: bf13d800
Root Device (ASUS F2A85-M)
CPU_CLUSTER: 0 (AMD FAM15 Root Complex)
APIC: 10 (AMD CPU Family 15h)
DOMAIN: 0000 (AMD FAM15 Root Complex)
PCI: 00:00.0 (AMD FAM15 Northbridge)
PCI: 00:01.0 (AMD FAM15 Northbridge)
PCI: 00:01.1 (AMD FAM15 Northbridge)
PCI: 00:02.0 (AMD FAM15 Northbridge)
PCI: 00:03.0 (AMD FAM15 Northbridge)
PCI: 00:04.0 (AMD FAM15 Northbridge)
PCI: 00:05.0 (AMD FAM15 Northbridge)
PCI: 00:06.0 (AMD FAM15 Northbridge)
PCI: 00:07.0 (AMD FAM15 Northbridge)
PCI: 00:08.0 (AMD FAM15 Northbridge)
PCI: 00:10.0 (ATI HUDSON)
PCI: 00:10.1 (ATI HUDSON)
PCI: 00:11.0 (ATI HUDSON)
PCI: 00:12.0 (ATI HUDSON)
PCI: 00:12.2 (ATI HUDSON)
PCI: 00:13.0 (ATI HUDSON)
PCI: 00:13.2 (ATI HUDSON)
PCI: 00:14.0 (ATI HUDSON)
I2C: 01:50 (unknown)
I2C: 01:51 (unknown)
PCI: 00:14.1 (ATI HUDSON)
PCI: 00:14.2 (ATI HUDSON)
PCI: 00:14.3 (ATI HUDSON)
PNP: 002e.0 (ITE IT8728F Super I/O)
PNP: 002e.1 (ITE IT8728F Super I/O)
PNP: 002e.2 (ITE IT8728F Super I/O)
PNP: 002e.3 (ITE IT8728F Super I/O)
PNP: 002e.4 (ITE IT8728F Super I/O)
PNP: 002e.5 (ITE IT8728F Super I/O)
PNP: 002e.6 (ITE IT8728F Super I/O)
PNP: 002e.7 (ITE IT8728F Super I/O)
PNP: 002e.a (ITE IT8728F Super I/O)
PCI: 00:14.4 (ATI HUDSON)
PCI: 00:14.5 (ATI HUDSON)
PCI: 00:14.6 (ATI HUDSON)
PCI: 00:14.7 (ATI HUDSON)
PCI: 00:15.0 (ATI HUDSON)
PCI: 00:15.1 (ATI HUDSON)
PCI: 00:15.2 (ATI HUDSON)
PCI: 00:15.3 (ATI HUDSON)
PCI: 00:18.0 (AMD FAM15 Northbridge)
PCI: 00:18.1 (AMD FAM15 Northbridge)
PCI: 00:18.2 (AMD FAM15 Northbridge)
PCI: 00:18.3 (AMD FAM15 Northbridge)
PCI: 00:18.4 (AMD FAM15 Northbridge)
PCI: 00:18.5 (AMD FAM15 Northbridge)
APIC: 11 (unknown)
APIC: 12 (unknown)
APIC: 13 (unknown)
PCI: 00:16.0 (unknown)
PCI: 00:16.2 (unknown)
PCI: 01:00.0 (unknown)
PCI: 04:00.0 (unknown)
SMBIOS tables: 332 bytes.
Adding CBMEM entry as no. 6
Adding CBMEM entry as no. 7
Adding CBMEM entry as no. 8
Writing table forward entry at 0x00000500
Wrote coreboot table at: 00000500, 0x10 bytes, checksum 4fe0
Table forward entry ends at 0x00000528.
... aligned to 0x00001000
Writing coreboot table at 0xbffdf000
rom_table_end = 0xbffdf000
... aligned to 0xbffe0000
 0. 0000000000000000-0000000000000fff: CONFIGURATION TABLES
 1. 0000000000001000-000000000009ffff: RAM
 2. 00000000000c0000-00000000bf12ffff: RAM
 3. 00000000bf130000-00000000bfffffff: CONFIGURATION TABLES
 4. 00000000c0000000-00000000dfffffff: RESERVED
 5. 00000000f8000000-00000000fbffffff: RESERVED
 6. 0000000100000000-000000021effffff: RAM
Wrote coreboot table at: bffdf000, 0x164 bytes, checksum 9442
coreboot table: 380 bytes.
FREE SPACE  0. bffe7000 00019000
GDT         1. bf130200 00000200
IRQ TABLE   2. bf130400 00001000
SMP TABLE   3. bf131400 00001000
ACPI        4. bf132400 0000b400
SMBIOS      5. bf13d800 00000800
ACPI RESUME 6. bf13e000 00e00000
ACPISCRATCH 7. bff3e000 000a1000
COREBOOT    8. bffdf000 00008000
BS: BS_WRITE_TABLES times (us): entry 0 run 184031 exit 0
CBFS: located payload  <at>  ffec94f8, 59956 bytes.
Loading segment from rom address 0xffec94f8
  code (compression=1)
  New segment dstaddr 0xe3180 memsize 0x1ce80 srcaddr 0xffec9530 filesize 0xe9fc
  (cleaned up) New segment addr 0xe3180 size 0x1ce80 offset 0xffec9530 filesize 0xe9fc
Loading segment from rom address 0xffec9514
  Entry Point 0x000fd412
Bounce Buffer at bee47000, 3047520 bytes
Loading Segment: addr: 0x00000000000e3180 memsz: 0x000000000001ce80 filesz: 0x000000000000e9fc
lb: [0x0000000000200000, 0x0000000000374030)
Post relocation: addr: 0x00000000000e3180 memsz: 0x000000000001ce80 filesz: 0x000000000000e9fc
using LZMA
[ 0x000e3180, 00100000, 0x00100000) <- ffec9530
dest 000e3180, end 00100000, bouncebuffer bee47000
Loaded segments
BS: BS_PAYLOAD_LOAD times (us): entry 0 run 45084 exit 0
Jumping to boot code at 000fd412
CPU0: stack: 002b3000 - 002b4000, lowest used address 002b3a2c, stack used: 1492 bytes
entry    = 0x000fd412
lb_start = 0x00200000
lb_size  = 0x00174030
buffer   = 0xbee47000
Start bios (version rel-1.7.4-0-g96917a8-20140717_124342-debian.local)
Found mainboard ASUS F2A85-M
Relocating init from 0x000e4369 to 0xbf114550 (size 47591)
Found CBFS header at 0xfffffc50
CPU Mhz=3598
Found 25 PCI devices (max PCI bus is 04)
Copying PIR from 0xbf130400 to 0x000f5a10
Copying MPTABLE from 0xbf131400/bf131410 to 0x000f57f0
Copying ACPI RSDP from 0xbf132400 to 0x000f57d0
Copying SMBIOS entry point from 0xbf13d800 to 0x000f57b0
Using pmtimer, ioport 0x818
Scan for VGA option rom
Running option rom at c000:0003
Turning on vga text mode console
SeaBIOS (version rel-1.7.4-0-g96917a8-20140717_124342-debian.local)
EHCI init on dev 00:12.2 (regs=0xf2208820)
EHCI init on dev 00:13.2 (regs=0xf2208920)
OHCI init on dev 00:14.5 (regs=0xf2206000)
EHCI init on dev 00:16.2 (regs=0xf2208b20)
Found 0 lpt ports
Found 1 serial ports
AHCI controller at 11.0, iobase f2208000, irq 0
Searching bootorder for: /pci <at> i0cf8/* <at> 11/drive <at> 6/disk <at> 0
AHCI/6: registering: "AHCI/6: INTEL SSDSA2CT040G3 ATA-8 Hard-Disk (38166 MiBytes)"
OHCI init on dev 00:12.0 (regs=0xf2204000)
OHCI init on dev 00:13.0 (regs=0xf2205000)
Got ps2 nak (status=51)
USB keyboard initialized
WARNING - Timeout at wait_ed:434!
All threads complete.
Scan for option roms
Running option rom at ce80:0003
pmm call arg1=1
pmm call arg1=0
pmm call arg1=1
pmm call arg1=0
Searching bootorder for: /pci <at> i0cf8/pci-bridge <at> 15,1/* <at> 0

Press F12 for boot menu.

Searching bootorder for: HALT
drive 0x000f5740: PCHS=16383/16/63 translation=lba LCHS=1024/255/63 s=78165360
Space available for UMB: cf800-ee800, f5240-f5740
Returned 57344 bytes of ZoneHigh
e820 map has 7 items:
  0: 0000000000000000 - 000000000009fc00 = 1 RAM
  1: 000000000009fc00 - 00000000000a0000 = 2 RESERVED
  2: 00000000000f0000 - 0000000000100000 = 2 RESERVED
  3: 0000000000100000 - 00000000bf12e000 = 1 RAM
  4: 00000000bf12e000 - 00000000e0000000 = 2 RESERVED
  5: 00000000f8000000 - 00000000fc000000 = 2 RESERVED
  6: 0000000100000000 - 000000021f000000 = 1 RAM
enter handle_19:
  NULL
Booting from Hard Disk...
Booting from 0000:7c00
# This image was built using git revision ff7e676c9fedf2b9d5f028b66d601971bd67591d
CONFIG_LOCALVERSION=""
CONFIG_CBFS_PREFIX="fallback"
CONFIG_COMPILER_GCC=y
CONFIG_COMPRESS_RAMSTAGE=y
CONFIG_INCLUDE_CONFIG_FILE=y
CONFIG_BROKEN_CAR_MIGRATE=y
CONFIG_VENDOR_ASUS=y
CONFIG_BOARD_SPECIFIC_OPTIONS=y
CONFIG_MAINBOARD_DIR="asus/f2a85-m"
CONFIG_MAINBOARD_PART_NUMBER="F2A85-M"
CONFIG_IRQ_SLOT_COUNT=11
CONFIG_MAINBOARD_VENDOR="ASUS"
CONFIG_HW_MEM_HOLE_SIZEK=0x200000
CONFIG_MAX_CPUS=4
CONFIG_RAMTOP=0x1000000
CONFIG_HEAP_SIZE=0xc0000
CONFIG_RAMBASE=0x200000
CONFIG_VGA_BIOS_ID="1002,9904"
CONFIG_DRIVERS_PS2_KEYBOARD=y
CONFIG_VGA_BIOS=y
CONFIG_DCACHE_RAM_BASE=0x30000
CONFIG_DCACHE_RAM_SIZE=0x10000
CONFIG_ACPI_SSDTX_NUM=0
CONFIG_VGA_BIOS_FILE="../vgabios.bin"
CONFIG_HUDSON_LEGACY_FREE=y
CONFIG_BOARD_ASUS_F2A85_M=y
CONFIG_BOARD_ASUS_F2A85_M_DDR3_VOLT_150=y
CONFIG_BOARD_ASUS_F2A85_M_DDR3_VOLT_VAL=0x0
CONFIG_MMCONF_BASE_ADDRESS=0xF8000000
CONFIG_UART_FOR_CONSOLE=0
CONFIG_ID_SECTION_OFFSET=0x80
CONFIG_STACK_SIZE=0x1000
CONFIG_CACHE_ROM_SIZE_OVERRIDE=0
CONFIG_CBFS_SIZE=0x200000
CONFIG_UDELAY_LAPIC_FIXED_FSB=200
CONFIG_MAINBOARD_SMBIOS_MANUFACTURER="ASUS"
CONFIG_MAINBOARD_VERSION="1.0"
CONFIG_CPU_ADDR_BITS=48
CONFIG_DEFAULT_CONSOLE_LOGLEVEL=8
CONFIG_BOARD_ROMSIZE_KB_8192=y
CONFIG_COREBOOT_ROMSIZE_KB_2048=y
CONFIG_COREBOOT_ROMSIZE_KB=2048
CONFIG_ROM_SIZE=0x200000
CONFIG_MAINBOARD_SERIAL_NUMBER="123456789"
CONFIG_MAINBOARD_SMBIOS_PRODUCT_NAME="F2A85"
CONFIG_ARCH_X86=y
CONFIG_ARCH_BOOTBLOCK_X86_32=y
CONFIG_ARCH_ROMSTAGE_X86_32=y
CONFIG_ARCH_RAMSTAGE_X86_32=y
CONFIG_NUM_IPI_STARTS=2
CONFIG_PC80_SYSTEM=y
CONFIG_BOOTBLOCK_SOUTHBRIDGE_INIT="southbridge/amd/agesa/hudson/bootblock.c"
CONFIG_IOAPIC_INTERRUPTS_ON_FSB=y
CONFIG_HPET_ADDRESS=0xfed00000
CONFIG_BOOTBLOCK_SIMPLE=y
CONFIG_BOOTBLOCK_SOURCE="bootblock_simple.c"
CONFIG_CPU_SOCKET_TYPE=0x10
CONFIG_CBB=0x0
CONFIG_CDB=0x18
CONFIG_XIP_ROM_SIZE=0x100000
CONFIG_DIMM_SUPPORT=0x0104
CONFIG_CPU_AMD_AGESA=y
CONFIG_S3_DATA_POS=0xFFFF0000
CONFIG_S3_DATA_SIZE=32768
CONFIG_HIGH_SCRATCH_MEMORY_SIZE=0xA1000
CONFIG_CPU_AMD_AGESA_FAMILY15_TN=y
CONFIG_SMM_TSEG_SIZE=0
CONFIG_UDELAY_LAPIC=y
CONFIG_LAPIC_MONOTONIC_TIMER=y
CONFIG_TSC_SYNC_LFENCE=y
CONFIG_LOGICAL_CPUS=y
CONFIG_X86_AMD_FIXED_MTRRS=y
CONFIG_CACHE_AS_RAM=y
CONFIG_SMP=y
CONFIG_AP_SIPI_VECTOR=0xfffff000
CONFIG_CPU_MICROCODE_CBFS_NONE=y
CONFIG_VIDEO_MB=0
CONFIG_MMCONF_BUS_NUMBER=64
CONFIG_NORTHBRIDGE_AMD_AGESA=y
CONFIG_NORTHBRIDGE_AMD_AGESA_FAMILY15_TN=y
CONFIG_MAX_PIRQ_LINKS=4
CONFIG_EHCI_BAR=0xfef00000
CONFIG_SOUTHBRIDGE_AMD_AGESA_HUDSON=y
CONFIG_HUDSON_XHCI_ENABLE=y
CONFIG_HUDSON_SATA_IDE=y
CONFIG_HUDSON_SATA_MODE=0x0
CONFIG_SUPERIO_ITE_COMMON_ROMSTAGE=y
CONFIG_SUPERIO_ITE_IT8728F=y
CONFIG_PCI=y
CONFIG_PCIX_PLUGIN_SUPPORT=y
CONFIG_PCIEXP_PLUGIN_SUPPORT=y
CONFIG_AGP_PLUGIN_SUPPORT=y
CONFIG_CARDBUS_PLUGIN_SUPPORT=y
CONFIG_PCI_BUS_SEGN_BITS=0
CONFIG_PXE_ROM=y
CONFIG_PXE_ROM_FILE="../ipxe/src/bin/10ec8168.rom"
CONFIG_PXE_ROM_ID="10ec,8168"
CONFIG_SUBSYSTEM_VENDOR_ID=0x0000
CONFIG_SUBSYSTEM_DEVICE_ID=0x0000
CONFIG_SPI_FLASH=y
CONFIG_SPI_FLASH_ADESTO=y
CONFIG_SPI_FLASH_AMIC=y
CONFIG_SPI_FLASH_EON=y
CONFIG_SPI_FLASH_GIGADEVICE=y
CONFIG_SPI_FLASH_MACRONIX=y
CONFIG_SPI_FLASH_SPANSION=y
CONFIG_SPI_FLASH_SST=y
CONFIG_SPI_FLASH_STMICRO=y
CONFIG_SPI_FLASH_WINBOND=y
CONFIG_DRIVERS_UART=y
CONFIG_DRIVERS_UART_8250IO=y
CONFIG_HAVE_USBDEBUG=y
CONFIG_HAVE_USBDEBUG_OPTIONS=y
CONFIG_MMCONF_SUPPORT=y
CONFIG_SQUELCH_EARLY_SMP=y
CONFIG_CONSOLE_SERIAL=y
CONFIG_TTYS0_BASE=0x3f8
CONFIG_CONSOLE_SERIAL_115200=y
CONFIG_TTYS0_BAUD=115200
CONFIG_TTYS0_LCS=3
CONFIG_DEFAULT_CONSOLE_LOGLEVEL_8=y
CONFIG_POST_DEVICE=y
CONFIG_POST_DEVICE_NONE=y
CONFIG_HAVE_ACPI_RESUME=y
CONFIG_HAVE_HARD_RESET=y
CONFIG_HAVE_MONOTONIC_TIMER=y
CONFIG_HAVE_OPTION_TABLE=y
CONFIG_PCI_IO_CFG_EXT=y
CONFIG_IOAPIC=y
CONFIG_GFXUMA=y
CONFIG_HAVE_ACPI_TABLES=y
CONFIG_HAVE_MP_TABLE=y
CONFIG_HAVE_PIRQ_TABLE=y
CONFIG_GENERATE_ACPI_TABLES=y
CONFIG_GENERATE_MP_TABLE=y
CONFIG_GENERATE_PIRQ_TABLE=y
CONFIG_GENERATE_SMBIOS_TABLES=y
CONFIG_PAYLOAD_SEABIOS=y
CONFIG_SEABIOS_STABLE=y
CONFIG_PAYLOAD_FILE="$(obj)/seabios/out/bios.bin.elf"
CONFIG_COMPRESSED_PAYLOAD_LZMA=y
CONFIG_WARNINGS_ARE_ERRORS=y
CONFIG_REG_SCRIPT=y
CONFIG_MAX_REBOOT_CNT=3
--

-- 
coreboot mailing list: coreboot <at> coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
Charles Devereaux | 17 Jul 21:55 2014
Picon

x60 : TPM (and LEDs) point to ACPI issues

Hello

I tried to investigate the status of TPM support on the X60. Unlike on the Acer C270, it is not used by coreboot at all (CONFIG_TPM is not set) - the problems seems to be that it is not initialized.

On a standard bios, I can see at boot :

Jul  17 09:47:45 lenovo kernel: [    0.118724] pnp 00:0d: Plug and Play ACPI device, IDs ATM1200 PNP0c31 (active)

With coreboot, nothing like that.  Booting with tpm_tis.force=1 still fails (because of a missing PNP0C31 in the DSDT I believe)

Probing further, I found the device initialization on acpi_3.rom (after running bios-extract on the standard bios). Running that though iasl, the code is quite complex -  it is attached below.

Based on my understanding, ACPI tables are created on coreboot from devicetree.cb file, which is quite different and that I don't fully understand. 
At the moment, I'm trying to use http://www.coreboot.org/pipermail/coreboot gerrit/2014-May/010810.html as a base for ATM1200 and PNP0C31 definitions (with apparently the same parameters (mem, etc) as in acpi_3.dsl

BTW, here seem to be other ACPI issues. With thinkpad_acpi, leds can only be turned off. Doing anything else, one only gets the following warning:

[ 1033.498022] ACPI Warning: For \_SB_.PCI0.LPCB.EC__.LED_: Excess arguments - needs 1, found 2 (20130328/nspredef-272)

Likewise, the stylus insertion/removal, (detected by a small swtich) triggers TP_HKEY_EV_PEN_INSERTED and REMOVED in thinkpad-acpi, ie ibm/hotkey HKEY 00000080 0000500b and ibm/hotkey HKEY 00000080 0000500c

Nothing like that with coreboot and thinkpad_acpi.

I haven't looked much into that, but the problem seems the same : a missing or incomplete definition.

Attachment (acpi_3-TPM.dsl): application/octet-stream, 13 KiB
--

-- 
coreboot mailing list: coreboot <at> coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
Michael Brown | 16 Jul 17:21 2014
Picon

Asus P5Q Pro P45 MCH / ICH10 Supported?

Wondering if coreboot supports my motherboard. Asus P5Q Pro using P45 and ICH10 chipset. Core 2 Duo.
If not, what is the main impediment? Is it the lack of soft strap documentation?
Thanks.

--
Michael
--

-- 
coreboot mailing list: coreboot <at> coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot
ron minnich | 15 Jul 21:28 2014
Picon

update your bios

--

-- 
coreboot mailing list: coreboot <at> coreboot.org
http://www.coreboot.org/mailman/listinfo/coreboot

Gmane