headers
fche | 1 Apr 2009 16:14
Favicon

new cgen snapshot available

A new automated cgen source snapshot is available
ftp://sources.redhat.com/pub/cgen/snapshots/cgen-20090401.tar.bz2
1512373 bytes, cgen-snapshot-20090401 tag
See also ftp://sources.redhat.com/pub/cgen/snapshots/
Permalink | Reply | 0 comments |
headers
Martin Walter | 3 Apr 2009 00:02
Picon

Re: make: ERROR: Unable to find file "./../cgen/cgen-opc.scm" in load path

> ...
> ERROR: In procedure primitive-load-path:
> ERROR: Unable to find file "./../cgen/cgen-opc.scm" in load path
> ...

This patch to opcodes/configure.in should help:

#
--- configure.in	2009-04-01 23:46:30.000000000 +0200
+++ configure.in	2009-04-01 23:47:11.000000000 +0200
 <at>  <at>  -76,7 +76,7  <at>  <at> 
 AC_CHECK_DECLS(basename)

 cgen_maint=no
-cgendir='$(srcdir)/../cgen'
+cgendir='$(shell pwd)/../cgen'

 AC_ARG_ENABLE(cgen-maint,
 [  --enable-cgen-maint[=dir]    build cgen generated files],

Martin
Permalink | Reply | 0 comments |
headers
DJ Delorie | 8 Apr 2009 04:39
Picon
Favicon

mep: Add C5 support


This patch adds support for the MeP C5 core.  This adds a few new
opcodes, as well as extending (in a backward compatible way) some
existing opcodes.  Ok?

	* cpu/mep-c5.cpu: New.
	* cpu/mep-core.cpu: Add C5 support.
	* cpu/mep.opc: Likewise.

Index: cpu/mep-c5.cpu
===================================================================
RCS file: cpu/mep-c5.cpu
diff -N  cpu/mep-c5.cpu
--- cpu/mep-c5.cpu	1 Jan 1970 00:00:00 -0000
+++ cpu/mep-c5.cpu	8 Apr 2009 02:31:00 -0000
 <at>  <at>  -0,0 +1,263  <at>  <at> 
+; Insns introduced for the MeP-c5 core
+;
+
+(dnf f-c5n4     "extended field"     (all-mep-core-isas)   16  4)
+(dnf f-c5n5     "extended field"     (all-mep-core-isas)   20  4)
+(dnf f-c5n6     "extended field"     (all-mep-core-isas)   24  4)
+(dnf f-c5n7     "extended field"     (all-mep-core-isas)   28  4)
+(dnf f-rl5      "register l c5"      (all-mep-core-isas)   20  4)
+(dnf f-12s20    "extended field"     (all-mep-core-isas)   20  12)
+
+(dnop rl5       "register Rl c5"     (all-mep-core-isas) h-gpr   f-rl5)
+(dnop cdisp12   "copro addend (12 bits)" (all-mep-core-isas) h-sint  f-12s20)
+
+(dnci stcb_r "store in control bus space" (VOLATILE (MACH c5))
(Continue reading)

Permalink | Reply | 4 comments |
headers
Frank Ch. Eigler | 8 Apr 2009 14:49
Picon
Favicon
Gravatar

Re: mep: Add C5 support


Hi -

> This patch adds support for the MeP C5 core.  This adds a few new
> opcodes, as well as extending (in a backward compatible way) some
> existing opcodes.  Ok?

I can't see anything grossly wrong.  If brolley doesn't have
objections, you could consider yourself a maintainer of the port.

- FChE
Permalink | Reply | 3 comments |
headers
Dave Brolley | 8 Apr 2009 17:34
Picon
Favicon

Re: mep: Add C5 support

Frank Ch. Eigler wrote:
> Hi -
>
>   
>> This patch adds support for the MeP C5 core.  This adds a few new
>> opcodes, as well as extending (in a backward compatible way) some
>> existing opcodes.  Ok?
>>     
>
> I can't see anything grossly wrong.  If brolley doesn't have
> objections, you could consider yourself a maintainer of the port.
>
>   
I see no issues with the patch or with DJ being a maintainer of this port.

Dave
Permalink | Reply | 2 comments |
headers
DJ Delorie | 8 Apr 2009 22:42
Picon
Favicon

Re: mep: Add C5 support


> > I can't see anything grossly wrong.  If brolley doesn't have
> > objections, you could consider yourself a maintainer of the port.
> >
> >   
> I see no issues with the patch or with DJ being a maintainer of this port.

Committed, then.  Thanks!

Where do cgen port maintainers get listed?  Or did you mean for me to
add myself to the binutils port maintain list?
Permalink | Reply | 1 comment |
headers
Frank Ch. Eigler | 8 Apr 2009 23:05
Picon
Favicon
Gravatar

Re: mep: Add C5 support

Hi -

> Where do cgen port maintainers get listed? 

I'm not aware of a central file for it.  If you like, you can create
one.  Or you can just assure yourself not to wait for review comments
except when you judge that necessary.

- FChE
Permalink | Reply | 0 comments |
headers
DJ Delorie | 8 Apr 2009 23:08
Picon
Favicon

intrinsics.scm patch


The routines in intrinsics.scm exist to provide intrinsics definitions
to GCC.  However, the way GCC's internals work has changed since they
were written, and some aspects are no longer supportable.  This patch
updates the intrinsics support as such:

* COP* modes are not going to be supported in FSF gcc.  Instead,
  regular modes will be used and GCC will manage the allocation of
  registers according to the insns' needs.

* "pass by reference" no longer works as optimizations are handled at
  the tree stage, before we have a chance to insert our
  pass-by-reference semantics.  Intead, the user must pass the address
  of a variable.  This happens to make the .h file includable.

* I also add "--syscall--" to the list of "don't make these intrinsics".

The corresponding gcc patch is here:

	http://gcc.gnu.org/ml/gcc-patches/2009-03/msg01725.html

Comments?  Ok to install?

	* intrinsics.scm (guess-mode): Drop COP* syntax.
	(need-insn): Add "--syscall--" to the list.
	(enum-type): Drop COP* syntax.
	(intrinsics.h): Likewise.
	(intrinsic-protos.h): Change file header to allow it to be
	included.
(Continue reading)

Permalink | Reply | 6 comments |
headers
Dave Brolley | 9 Apr 2009 17:28
Picon
Favicon

Re: intrinsics.scm patch

Hi DJ,

I can't comment on this, having never worked with it. Probably you and 
Richard Sandiford are the only ones who have worked on this.

Dave

DJ Delorie wrote:
> The routines in intrinsics.scm exist to provide intrinsics definitions
> to GCC.  However, the way GCC's internals work has changed since they
> were written, and some aspects are no longer supportable.  This patch
> updates the intrinsics support as such:
>
> * COP* modes are not going to be supported in FSF gcc.  Instead,
>   regular modes will be used and GCC will manage the allocation of
>   registers according to the insns' needs.
>
> * "pass by reference" no longer works as optimizations are handled at
>   the tree stage, before we have a chance to insert our
>   pass-by-reference semantics.  Intead, the user must pass the address
>   of a variable.  This happens to make the .h file includable.
>
> * I also add "--syscall--" to the list of "don't make these intrinsics".
>
> The corresponding gcc patch is here:
>
> 	http://gcc.gnu.org/ml/gcc-patches/2009-03/msg01725.html
>
> Comments?  Ok to install?
>
(Continue reading)

Permalink | Reply | 5 comments |
headers
DJ Delorie | 17 Apr 2009 04:07
Picon
Favicon

Re: intrinsics.scm patch


> I can't comment on this, having never worked with it. Probably you and 
> Richard Sandiford are the only ones who have worked on this.

As far as I know, only MeP uses it (or will, once the port is
accepted).  Richard, do you have any comments on the patch?  Or would
you like me to take over intrinsics.scm?

I did add another change, to include aliases in the intrinsics list.

2009-04-16  DJ Delorie  <dj <at> redhat.com>

	* intrinsics.scm (intrinsics-analyze!): Include aliases.
	(guess-mode): Drop COP* syntax.
	(need-insn): Add "--syscall--" to the list.
	(enum-type): Drop COP* syntax.
	(intrinsics.h): Likewise.
	(intrinsic-protos.h): Change file header to allow it to be
	included.

Index: intrinsics.scm
===================================================================
RCS file: /cvs/src/src/cgen/intrinsics.scm,v
retrieving revision 1.1
diff -p -U3 -r1.1 intrinsics.scm
--- intrinsics.scm	5 Nov 2007 15:46:19 -0000	1.1
+++ intrinsics.scm	17 Apr 2009 01:53:27 -0000
 <at>  <at>  -26,7 +26,7  <at>  <at> 

 (define (intrinsics-analyze!)
(Continue reading)

Permalink | Reply | 4 comments |

Gmane