headers
Julián David Vásquez Gutiérrez | 26 Feb 2011 23:02
Picon

Fwd: Inconsistence in clock modification


Hello. I need to change the clock of the USRP1 for the OpenBTS project, but I find incoherent information between your page and the page of GNUradio.
That information is:

In GNU radio: http://gnuradio.org/redmine/wiki/gnuradio/OpenBTSClockModifications

Reclocking the USRP-1 for OpenBTS

Hardware modifications to the USRP to use a external clock.

  1. Solder an SMA connector into J2001. This is the clock input. Be careful when soldering the SMA connector so you don't break the delicate trace from J2001 to C927.
  2. Move R2029 to R2030. This disables the onboard clock. R2029/R2030 is a 0-ohm resistor.
  3. Move C925 to C926.
  4. Remove C924.
in Ettus: http://www.ettus.com/uhd_docs/manual/html/usrp1.html#linux-setup-udev

UHD - USRP1 Application Notes
Harware setup notes
External clock modification

The USRP can be modified to accept an external clock reference instead of the 64MHz onboard reference.
  • Solder SMA (LTI-SASF54GT) connector to J2001
  • Move 0 ohm 0603 resistor R2029 to R2930
  • Move 0.01uF 0603 capacitor C929 to C926
  • Remove 0.01uF 0603 capacitor C924


The incosistence is:

GNUradio:    Move C925 to C926.
In Ettus:      Move 0.01uF 0603 capacitor C929 to C926

Thanks



--
Julián David Vásquez Gutiérrez
Estudiante De Ingeniería Electrónica
UPB-Medellín
_______________________________________________
USRP-users mailing list
USRP-users@...
http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
Permalink | Reply | 1 comment |
headers
Chomal, Sunil | 28 Feb 2011 07:27
Picon
Favicon

path for the latest images for usrp N210

Hi ,

I want to update my USRP N210 with the latest firmware and fpga images.

Is the image (usrp_n2xx_fw.bin , usrp_n210_fpga.bin)  in the folder UHD-images-002.20110122035832.cd5631f-Linux at http://www.ettus.com/downloads/uhd_images/UHD-images-most-recent/ the correct image to use?

 

Just wanted to confirm ,so that I don’t brick my USRP N210  !!

 

 

 

Regards

Sunil

 

_______________________________________________
USRP-users mailing list
USRP-users@...
http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
Permalink | Reply | 3 comments |
headers
Vintu Alappat | 28 Feb 2011 07:38
Picon

USRP2 UHD and OpenBTS

Hi ,

I am trying to run a OpenBTS stack with (USRP2 + WBX ) and UHD driver. Can any let me know the firmware image and fpga image to be used for this .

with regards
Vintu

_______________________________________________
USRP-users mailing list
USRP-users@...
http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
Permalink | Reply | 1 comment |
headers
Alonso Muñoz, Asier | 28 Feb 2011 07:47

Re: USRP2 UHD and OpenBTS

Hi Vintu,

 

with the current UHD firmware and FPGA images is enough. Just in case, you can find them here:

http://code.ettus.com/redmine/ettus/projects/uhd/wiki

 

Just make sure you're using a version of OpenBTS adapted to UHD and USRP2 (the official one isn't), you can find one which works here:

http://ttsou.github.com/openbts-uhd/

 

 

Un saludo / Best Regards

Asier Alonso

Investigador / Researcher

UNIDAD DE Telecom

Telecom BUSINESS UNIT 

TECNALIA

Parque Tecnológico de Bizkaia

Edificio 202

E-48170 Zamudio (Spain)

T +902 760 009

T +34 946 440 400 (International calls)

asier.alonso-CuaX+6knmWtWk0Htik3J/w@public.gmane.org

www.tecnalia.com

 

 

**************** AVISO LEGAL  **************** DISCLAIMER ****************

Este mensaje es personal y confidencial y su uso no autorizado está prohibido legalmente. Si usted no es el destinatario, proceda a borrarlo, sin reenviarlo ni conservarlo.

This message is personal and confidential, unauthorised use is legally prohibited. If you are not the intended recipient, delete it without resending or backing it.

**************************************************************************************

 

De: usrp-users-bounces-p6fHTpcPDZaz3Dx2OeFgIA@public.gmane.org [mailto:usrp-users-bounces-p6fHTpcPDZaz3Dx2OeFgIA@public.gmane.org] En nombre de Vintu Alappat
Enviado el: lunes, 28 de febrero de 2011 7:38
Para: usrp-users-p6fHTpcPDZaz3Dx2OeFgIA@public.gmane.org
Asunto: [USRP-users] USRP2 UHD and OpenBTS

 

Hi ,

I am trying to run a OpenBTS stack with (USRP2 + WBX ) and UHD driver. Can any let me know the firmware image and fpga image to be used for this .

with regards
Vintu

_______________________________________________
USRP-users mailing list
USRP-users@...
http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
Permalink | Reply | 0 comments |
headers
Josh Blum | 28 Feb 2011 07:54
Favicon

Re: path for the latest images for usrp N210

> Hi ,
> I want to update my USRP N210 with the latest firmware and fpga images.
> Is the image (usrp_n2xx_fw.bin , usrp_n210_fpga.bin)  in the folder
UHD-images-002.20110122035832.cd5631f-Linux<http://www.ettus.com/downloads/uhd_images/UHD-images-most-recent/UHD-images-002.20110122035832.cd5631f-Linux.zip>
at http://www.ettus.com/downloads/uhd_images/UHD-images-most-recent/ the correct image to use?
> 

That is correct.

> Just wanted to confirm ,so that I don't brick my USRP N210  !!
> 

Make sure you use the most recent net burner from the uhd repository and
that should not be possible.

-Josh
Permalink | Reply | 2 comments |
headers
Khalid Jamil | 28 Feb 2011 08:48
Picon

Synchronizing multiple USRPs

Hello,

I have eight (08) USRP N210s that has been synchronized using 10MHZ and 1PPS reference. I am receiving data from them using a gigabit ethernet switch to my computer. 

My question is when I will receive packets from all of them through a single switch, how will I know the time reference for each sample? 

Thanks,

Khalid.


_______________________________________________
USRP-users mailing list
USRP-users@...
http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
Permalink | Reply | 2 comments |
headers
Daniel Artis | 28 Feb 2011 08:54
Picon
Favicon

C++ affects on the rbf file

Hi All,

I understand that the python statements implement C++ functions and that the 
FPGA on the USRP runs verilog.  The default file: std_2rxhb_2tx.rbf get changed 
by C++ code when a python file is ran correct?  How does this rbf file get 
changed?  Thank you for the help.

Sincerely,

Daniel K. Artis
dartis@...
(310) 686-4134
Permalink | Reply | 1 comment |
headers
Josh Blum | 28 Feb 2011 09:23
Favicon

Re: C++ affects on the rbf file


On 02/27/2011 11:54 PM, Daniel Artis wrote:
> Hi All,
> 
> I understand that the python statements implement C++ functions and that the 
> FPGA on the USRP runs verilog.  The default file: std_2rxhb_2tx.rbf get changed 
> by C++ code when a python file is ran correct?  How does this rbf file get 
> changed?  Thank you for the help.
>  

FPGAs do not really "run" verilog. The verilog description is turned
into a digital circuit design that can be loaded into the FPGA. This
design is not changed by any python or C++ code, and I dont think that
is possible to do.

-Josh

> Sincerely,
> 
> Daniel K. Artis
> dartis@...
> (310) 686-4134
> 
> _______________________________________________
> USRP-users mailing list
> USRP-users@...
> http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
Permalink | Reply | 0 comments |
headers
Song, Mujun CAPT KR USAF AETC AFIT/ENG | 28 Feb 2011 14:36

USRP2 frequency offset

Hi, all.

 

I know there’s a frequency offset that comes from USRP2 hardware. But I have one more question on the frequency offset. I found that the frequency offset varies as the decimation factor changes. So does the frequency offset varies for every decimation factor or for every individual USRP2? Or do every USRP2 have the same offset or does the offset varies every time I run the USRP2?

 

Hope to get response from you.

 

Thanks,

Mujun

_______________________________________________
USRP-users mailing list
USRP-users@...
http://lists.ettus.com/mailman/listinfo/usrp-users_lists.ettus.com
Permalink | Reply | 1 comment |
headers
Jason Abele | 28 Feb 2011 16:04
Favicon

Re: Fwd: Inconsistence in clock modification

On Sat, Feb 26, 2011 at 05:02:31PM -0500, Julián David Vásquez Gutiérrez wrote:
> The incosistence is:
> 
> GNUradio:    Move C925 to C926.
> In Ettus:      Move 0.01uF 0603 capacitor C929 to C926

That is a typo in our documentation, the Ettus UHD documentation will be
updated to read: Move 0.01uF 0603 capacitor C925 to C926

Thanks
Jason
Permalink | Reply | 0 comments |

Gmane